On-line IDDQ testing of security circuits
نویسنده
چکیده
The new at-speed on-line IDDQ testing method is based upon the properties of a special class of security circuits. These circuits implement dual-rail encoding and return-to-spacer protocol, where the spacer is either all-zeroes or all-ones. The alternating spacers of different polarity guarantee that all wires switch once within each clock cycle, thus making energy consumed within a clock cycle independent from data processed. This property earlier used for security purposes is now exploited in order to separate the transient current from the quiescent current, thus making it possible to measure the latter under normal operation. Power signatures are analysed in the frequency domain and the fault signature filtration method is proposed. The proposed method can be used in both production, where it covers all interconnect stuck-at faults in just two clock periods; and on-line testing, where it guarantees the bounded and short period of self-test independent from data. From security point of view, it directly detects a side channel created under a fault injection attack.
منابع مشابه
Genetic-algorithm-based test generation for current testing of bridging faults in CMOS VLSI circuits
An efficient automatic test pattern generator for IDDQ current testing of CMOS digital circuits is presented. The complete two-line bridging fault set is considered. Genetic algorithms are used to generate compact test sets. Experimental results for ISCAS85 and ISCAS89 benchmark circuits are presented.
متن کاملEffective IDDQ Testing method to identify the fault in Low-Voltage CMOS Circuits
A novel voltage delta IDDQ test method is presented for circuits working in low voltages. The proposed method can eliminate the any contribution from leakage due to the usage of differential IDDQ test method. The proposed method is successfully implemented on 1-bit, 32-bit and 100-adders circuits on IBM 130 nm technology and can detect faulty circuit only if short is activated from the applied ...
متن کاملEuropean Conference on Circuit Theory and Designextraction , Simulation and Iddq Test
EXTRACTION, SIMULATION AND IDDQ TEST GENERATION FOR EFFICIENT BRIDGING FAULT DETECTION IN DIGITAL VLSI CIRCUITS Tzuhao Chen Ibrahim N. Hajj Department of Electrical and Computer Engineering and Coordinated Science Laboratory University of Illinois, Urbana, IL 61801, USA [email protected] Abstract | In this paper we give an overview of recent work in extraction, simulation, and IDDQ test generatio...
متن کاملA High Performance IDDQ Testable Cache for Scaled CMOS Technologies
Quiescent supply current (IDDQ) testing is a useful test method for static CMOS RAM and can be combined with functional testing to reduce total test time and to increase reliability. However the sensitivity of IDDQ testing deteriorates significantly with technology scaling as intrinsic leakage of CMOS circuits increases. In this paper, we use a design technique for high-performance cache, which...
متن کاملRequirements for Practical IDDQ Testing of Deep Submicron Circuits
This paper describes the requirements that quiescent current (IDDQ) testing must meet in order to continue being useful in the face of rising background currents. Using projections from the 1999 International Technology Roadmap for Semiconductors, several different techniques are evaluated to determine their usefulness in future technologies.
متن کامل